SDRAM reads are fast enough, now just need to fix a SPI timing glitch between bytes.


SPI byte glitch fixed and the emulated signal is only 20ns behind the real one, which just meets timing requirements for a 20MHz clock with 5ns to spare.

Sign in to participate in the conversation

Server run by the main developers of the project 🐘 It is not focused on any particular niche interest - everyone is welcome as long as you follow our code of conduct!