And jemalloc is starting to become friendlier to ASLR. So jemalloc + HardenedBSD = I'm in love!
I would like to see #OpenBSD's malloc imported in HardenedBSD along with Daniel Micay's HardenedMalloc.
@lattera @brnrd @pertho @saper @Gargron @keithzg ASLR is what we call in french « usine à gaz », is an outdated concept, and not even fully protecting against ROP. Like canaries & NX bit in PMMU don’t protect 100% against stack and buffer overflows. I have found a simple 100% operationnal solution stopping these 3 problems just by slitghly modifying any microprocessor architecture. I also consider PMMU a outdated concept.
PaX ASLR and PaX NOEXEC changed forever how exploits are written. Now you must chain multiple vulnerabilities together to gain code execution. They can fully kill certain vulnerabilities and attackers must now pay much closer attention to both control and data flow.
The overarching goal of security is to raise the economic cost of a successful and reliable attack.
PaX ASLR and PaX NOExEC do that and with minuscule overhead on the part of the defender.
So, I wouldn't even come close to saying ASLR is an outdated concept.
Those who claim "ASLR is dead!" either:
1. Don't understand just how much ASLR (and its companion, NOEXEC) have changed exploitation.
2. Have an ulterior motive, a snakeoil sales pitch.
3. Don't actively do exploit dev.
4. Have bought the false narratives of university researchers simply looking for more grant money.
5. Don't fully understand what ASLR is meant to protect against.
@lattera @brnrd @pertho @saper @Gargron @keithzg I should have phrased my point differently. As it is a complex matter, and as I want to have an honnest discussion with you, let me prepare a text or an audio file explaining my point. To me these concepts are outdated, we can do better, way much better. Will be back to you this evening at tomorrow at last, to precisely explain my point. The only rule I’m asking you for this discussion
I agree we can do better. PaX RAP is the best solution. However, it requires a GPLv3 toolchain, is patented, and RAP with the paid grsecurity patch kills all forms of ROP, JOP, etc.
The rest of the non-Windows world will likely use llvm's CFI and SafeStack to above and beyond ASLR. Which is what we're doing in HardenedBSD. :)
@lattera @brnrd @pertho @saper @Gargron @keithzg When I used to discuss with RMS about my research a few years ago on the topic of the Stack, Buffer, Integer overflow familly, I still had not a clean fully operationnal solution, and the ones I had found were not solving ROP either. The discussion with RMS was centered on two things :
• How hard is it to have GCC handling a new instruction set necessary to implement my solutions ?
• Where does this family of breaches where coming from ? RMS was saying it was compiler’s and C language architectures fault, while I was pushing the idea that it was a microprocessor architectual issue.
The fact that I found a solution that provenly solves overflow family and ROP just by slightly modifying the processor architecture, adding a few new blocks, and preserving
@lattera @brnrd @pertho @saper @Gargron @keithzg I have to check by the way if it works for JOP... I did not even checked this yet. But even if it is not, following the same design principles I used, it should not be a big deal.
Will be back later. I am exhausted after the FSiC 2019 conference. Need to sleep a little bit.
@lattera @brnrd @pertho @saper @Gargron @keithzg My return of experience with these researches is that when some issues are the consequence of the microprocessor architectural choices, trying to solve them by software at 100% is not always possible, and when possible, can be quite a mess, complex, or not solving it 100%.
I was prooven right with all the recent micropricessors architectural security breaches (About 30 published in 2
@lattera @brnrd @pertho @saper @Gargron @keithzg years) and only 1/3 of them patched 100% by microcode update or kernel patches, 2/3 of those Spectre, Meltdown, ASLR cache attacks, side channel cache attacks, etc... were declated unpatchable by microcode update or kernel software patch.
I consider that it is exactly the same for the overflow family and ROP. But by that time, nobody was daring to point finger at processors
Now I think that the lesson is learned.
By the way, the implementation of my solution for a 68k clone on FPGA (representing about 10000 to 20000 lines of VHDL code) should fit in about 500 lines of additionnal VHDL code, 1000 lines max, according to me. This is what I call a simple and efficient solution. How many lines of C code does all those software equivalent
Regarding RMS: I'm not that big a fan of him.
Regarding cache and micro-architectural attacks: ASLR wasn't meant to protect against them. As such, bypassing ASLR through them is moot point.
Regarding a hardware-based solution: have you looked at the CHERI project from the University of Cambridge? I really like the work they're doing, though I doubt it'll be impactful for another decade or two (or three).
@saper @lattera @brnrd @pertho @Gargron @keithzg Have you heard about cyber-geopolitics and its secret wars ? According to you, what game all military of the world are playing with technology and the current cyberspace ? An universal love story for global peace or a wacky race to find as much ways & tricks as possible to fuck their competitors & cyber-dominate them ?
@saper @lattera @brnrd @pertho @Gargron @keithzg To help other understanding these stupid games that lead nowhere except global war, I have been studying cyber-power genesis, in all know technological layers. My studies are aiming to represent the cyber-power model of the current cyberspace with all its technological layers.
Technological layers of a PC is architectured as a stack. According to you, what is the base if this stack, its first element ?
According to you, what is the element in this stack that generate most cyber-powers and the most important ones ?
Server run by the main developers of the project It is not focused on any particular niche interest - everyone is welcome as long as you follow our code of conduct!